


2. In the VCO shown below, DC characteristic of the NMOS, M1-3, is set by square-law characteristic,

$$I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2.$$

Assume that C_{gs} of M2-3 is negligible compared with C in the LC-tank. For simplicity, let's further assume that dominant noise sources are M1 and parasitic resistance from LC-tank, and noises from M2-3 are negligible. M1 has only drain thermal noise current, i.e., no gate induced noise and parasitic gate resistance.



$$\begin{aligned} Q_{ind} &= 7.5 \\ R_{ind} &= Q_{ind} \cdot \omega_{osc} \cdot L \\ &= 7.5 \times 2\pi \cdot 2G \cdot 6.33 nH \\ &= 596.59 \Omega \end{aligned}$$

$$\begin{aligned} I_{DC} &= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 \\ &= \frac{1}{2} \cdot 300 \times 1 \mu \times \frac{108}{0.18} \times 0.3^2 \\ &= 8.1 mA \end{aligned}$$

$$\Rightarrow g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th}) = 54 mS$$


- 1) Calculate the possible maximum output signal swing in peak-to-peak value and set minimum supply voltage V_{DD} that allows the maximum output swing (5 pt).

(Note: Each NMOS needs at least minimum $V_{ds,sat}$ during full output swing excursion to sustain oscillation.)

$$(V_{ds,sat})_{M1} = V_{GS} - V_{th} = 0.7 - 0.4 = 0.3 V$$

because stage of $M2, M3$ is half of $M1$.

$$\begin{aligned} (V_{ds,sat})_{M2, M3} @ I_{DS} = 8.1 mA &= (V_{ds,sat})_{M1} \times \sqrt{2} \\ &= 0.424 V \end{aligned}$$



$$\therefore V_{DD, min} = 1.538 + 0.724 = 2.262 V$$