

$$2Q = 2 \cdot \frac{R_S W_{Cgs}}{R_S W_{Cgs}} = Q_{un} \rightarrow \text{unloaded } Q$$

loaded-Q

7) overall noise factor including gate noise

$$F = 1 + \frac{R_g}{R_s} + \frac{1}{2Q} \frac{r}{\omega_T} \left(\frac{W}{\omega_T} \right) + (2Q + \frac{1}{2Q}) \left(\frac{W}{\omega_T} \right) \frac{\sigma_g}{5} + \frac{1}{2Q} |c| \cdot \sqrt{\frac{r}{5}} \left(\frac{W}{\omega_T} \right)$$

due to R_g



due to \bar{n}_g

due to correlated component of \bar{n}_g

$\propto \frac{1}{Q}, \propto \frac{1}{\omega_T}$
 $\propto C_{gs}, \propto \frac{C_{gs}}{g_m}$
 $\propto W, \propto \omega_T$
 $\propto W^{\frac{3}{2}}$

$\propto \frac{1}{Q}, \propto \frac{1}{\omega_T}$
 $\propto \frac{1}{C_{gs}}, \propto \frac{C_{gs}}{g_m}$
 $\propto \frac{1}{W}, \propto \omega_T^{\frac{1}{2}}$

$$\propto \frac{1}{\sqrt{W}}$$



some remarks

⊗ α, β, r & c are process parameters

⊗ only design parameter is I_{DC} and device width,

⊗ if we assume $I_{DC} = \text{constant}$ there is an optimum W for the input transistor, where F will be minimum