

22.6 On-Chip Interconnect for mm-Wave Applications Using an All-Copper Technology and Wavelength Reduction

Tak Shun D. Cheung¹, John R. Long², Kunal Vaed³, Richard Volant³, Anil Chinthakindi³, Christopher M. Schnabel³, John Florkey³, Kenneth Stein³

¹University of Toronto, Toronto, Canada

²Delft University of Technology, Delft, The Netherlands

³Communications R & D Center, IBM Microelectronics, Hopewell Junction, NY

Silicon-based technologies with f_T 's above 200GHz [1] promise to enable new broadband applications. Interconnects with comparable operating bandwidth are needed to complement high performance active devices. Presently, energy coupled into the semiconducting substrate at mm-wave frequencies (i.e., $\lambda < 10\text{mm}$ or $f > 12\text{GHz}$ on silicon) via the interconnect impairs circuit performance. This paper describes a new design that requires less chip area than other methods, has attenuation limited mainly by metal losses, and works well into the mm-wave range.

Resonant tanks, impedance matching networks, signal splitters, couplers and balun transformers are implemented with transmission lines. A wide range of characteristic impedance ($30\Omega < Z_0 < 300\Omega$), attenuation of 0.1-0.3dB/mm and compact physical size are needed for monolithic components. The length needed to realize a particular phase shift (e.g., $\lambda/4$ or $\lambda/2$) is defined by phase velocity (v) and frequency (f) of the travelling wave, since $\lambda = v/f$.

A top conductor over dielectric, silicon substrate and ground plane (MISM) is the simplest implementation. A true microstrip line consists of a conductor over a ground sheet (MIM) that is above the silicon substrate. Spacing between signal and return path greater than $50\mu\text{m}$ is required to realize Z_0 above 100Ω . This is not possible with an MIM line where the dielectric separating signal and ground is $3\text{-}10\mu\text{m}$ thick in most technologies. For the all-copper technology used here, a $6\mu\text{m}$ wide, $2.3\mu\text{m}$ thick top conductor gives Z_0 of 50Ω . To raise Z_0 further, the signal conductor must be narrowed which increases attenuation. A coplanar waveguide (CPW, Fig. 22.6.1) consists of a center conductor and adjacent grounds in the same plane. Wider conductors can be used with MISM and CPW lines to lower copper losses, but energy coupled to the silicon substrate increases overall attenuation [2]. For MIM, MISM and conventional CPW the wavelength on-chip is about one-half the free space wavelength, so millimeter wavelengths still require millimeter dimensions.

The new slow-wave coplanar configuration (S-CPW in Figs. 22.6.1 and 22.6.2) overcomes many of the limitations of existing designs. It consists of CPW top conductors where the gap between signal and ground is wide enough to achieve an inductance/unit length (L) comparable to an MISM line. Floating metal strips placed beneath the top conductors are oriented to minimize induced currents caused by current flow in the top-metal. This results in a capacitance/unit length C , similar to the MIM line. As a result, wave speed ($v = 1/\sqrt{LC}$) and wavelength are lower than for the other configurations, so distributed S-CPW devices use less chip area. Also, the signal conductor is wider for a given Z_0 , thereby reducing copper losses. In addition, only a fraction of the electric field enters the silicon substrate via the floating strips, further reducing attenuation.

Four transmission line configurations are compared experimentally: MISM, MIM, CPW, and S-CPW. IBM's all-copper single damascene process on $10\Omega\text{-cm}$ substrates is used for fabrication [3].

Top level ($2.3\mu\text{m}$ AM) and second level ($1\mu\text{m}$ LY) interconnected by $4\mu\text{m}$ vias (AV) are the elements from the wiring scheme of Fig. 22.6.3 used here. A $6\mu\text{m}$ thick oxide isolates the first wiring level (LY) from the semiconducting substrate. A novel low-erosion process for planarization of the copper reduces erosion to below $0.03\mu\text{m}$ in a $1\mu\text{m}$ thick solid copper (LY) film wider than $400\mu\text{m}$. The S-CPW testline uses $420\mu\text{m}$ wide floating LY strips with minimum length and spacing ($1.6\mu\text{m}$). Coplanar AM grounds are placed $20\mu\text{m}$ away from a $16\mu\text{m}$ wide center conductor.

A 50Ω CPW consisting of a $55\mu\text{m}$ signal and $200\mu\text{m}$ wide grounds separated by a $20\mu\text{m}$ gap and fabricated using $2.5\mu\text{m}$ thick gold conductors on a polished alumina substrate, is used as a reference for comparison.

All transmission lines, except the MISM line are designed for a Z_0 of 50Ω . Measured Z_0 is plotted in Fig. 22.6.4 and is close to the design target except for the MISM line. Both MIM and S-CPW lines have Z_0 with little frequency variation comparable to the CPW reference on alumina.

Wave velocity ($v = 3 \times 10^8 / \sqrt{\epsilon_r}$, in m/s) and wavelength are inversely proportional to the square root of the relative permittivity, ϵ_r , of the transmission line. Figure 22.6.5 shows ϵ_r versus frequency. The relative permittivity of the MIM line is approximately 4 over the entire frequency range, as expected (i.e., SiO_2 dielectric). The increase in the wave velocity with frequency for the MISM line causes dispersion of a broadband signal. The S-CPW line shows less variation and an ϵ_r as large as 20, indicative of wavelength reduction. Thus, an on-chip $\lambda/4$ line at 30GHz shrinks from 1.25 to 0.56mm when using S-CPW.

Quality (Q) factors are compared in Fig. 22.6.6. Q for the reference CPW (gold on alumina) increases almost continually with frequency, and peak Q's of 30-100 are typical for this technology. For the MISM line, Q is severely affected by energy lost to the silicon, limiting it to a peak of 8 at 3.5GHz . The MIM structure stores relatively little energy in the magnetic field resulting in a low Q-factor. The S-CPW configuration allows the magnetic field to fill a larger volume, and Q is improved by 2x compared to the MIM line over most of the range, and 3x in the mm-wave range between 31 and 33GHz .

Attenuation per mm of length (Fig. 22.6.7) is consistent with the Q-factor data. Results for MISM fabricated in aluminum from a production $0.35\mu\text{m}$ BiCMOS technology are also shown. The all-copper MISM interconnect has lower attenuation below 20GHz but shows a stronger frequency dependence at mm wavelengths. This may be related to substrate thickness, as a $400\mu\text{m}$ thick substrate is used for the copper vs. $200\mu\text{m}$ for the aluminum devices.

Acknowledgements

The authors would like to acknowledge fabrication support provided by D. Ahlgren, F. Pagette, P. Smith and R. Groves from IBM Microelectronics, J. Tornello and M. Krishnan from IBM Research, S. Subbanna from the IBM Server Group.

References

- [1] D. Ahlgren et al, "Process variability analysis of a Si/SiGe HBT technology with greater than 200 GHz performance," IEEE BCTM, Monterey CA, September 2002, pp. 80-83.
- [2] H. Hasegawa, M. Furukawa and H. Yanai, "Properties of microstrip line on Si-SiO₂ system," IEEE JMTT, vol. MTT-19, no. 11, pp. 869-881, Nov. 1971.
- [3] A. Joseph et al, "A $0.18\mu\text{m}$ BiCMOS technology featuring 120/100 GHz fT/fMAX HBT and ASIC-compatible CMOS using copper interconnect," IEEE BCTM, Minneapolis MN, September 2001, pp. 143-146.
- [4] J. D. Jackson, "Classical Electrodynamics," Problem 5.29, 3rd ed., John Wiley & Sons, Inc., 1998.



CPW**S-CPW**

Figure 22.6.1: On-chip transmission lines.




Figure 22.6.2: S-CPW (gap=20μm, width=16μm) micrograph.




Figure 22.6.3: Cross-section of all-copper wiring scheme.




Figure 22.6.4: Measured characteristic impedance (Z_0).Figure 22.6.5 : Measured relative permittivity (ϵ_r).

Figure 22.6.6: Measured transmission line Q factor.





Figure 22.6.7: Measured attenuation per millimeter length.

CPW



S-CPW




Figure 22.6.1: On-chip transmission lines.




Figure 22.6.2: S-CPW (gap=20 μm , width=16 μm) micrograph.




Figure 22.6.3: Cross-section of all-copper wiring scheme.




Figure 22.6.4: Measured characteristic impedance (Z_0).




Figure 22.6.5 : Measured relative permittivity (ϵ_r).




Figure 22.6.6: Measured transmission line Q factor.




Figure 22.6.7: Measured attenuation per millimeter length.