

# Ka-Band BiCMOS 4-Bit Phase Shifter with Integrated LNA for Phased Array T/R Modules

Byung-Wook Min\* and Gabriel M. Rebeiz†

\* Electrical Engineering and Computer Science  
University of Michigan, Ann Arbor, Michigan 48109  
Email: bmin@umich.edu

† Electrical and Computer Engineering  
University of California, San Diego, California 92093  
Email: rebeiz@ece.ucsd.edu

**Abstract**—This paper presents a 30–38 GHz 4-bit phase shifter with an integrated LNA using a 0.12  $\mu\text{m}$  SiGe BiCMOS process. The two-stage LNA is implemented using SiGe HBT, and the phase shifter is based on MOSFET switches and miniature low-pass networks. The LNA/phase shifter achieves  $1 \pm 1.5$  dB of gain and 5 dB noise figure at 34 GHz. The RMS phase error is less than  $7^\circ$  at 30–38 GHz. The total chip size is  $900 \times 400 \mu\text{m}^2$  ( $0.36 \text{ mm}^2$ ) excluding pads, and the chip consumes only 3 mA from a 1.8 V bias supply (5.4 mW). To our best knowledge, this is the first implementation of a Ka-band silicon-based phase shifter.

**Index Terms**—phase shifter, LNA, CMOS switch, SiGe, Ka-band, T/R module, phased array

## I. INTRODUCTION

Phased array systems have been used for defense and commercial applications to achieve electronic beam control and fast beam scanning and require a phase shifter per antenna element. At Ka-band frequencies, the phase shifters have been implemented using GaAs technologies, resulting in relatively high cost and low integration density [1]–[5]. However, with recent developments in silicon technologies, Ka-band phase shifters can be now implemented using silicon RFICs resulting in excellent performance over a wide frequency range.

A 4-bit digital phase shifter with a  $22.5^\circ$  minimum phase step is the most specified design in phased array systems. The reason is that a 4-bit design results in low sidelobe levels as long as the amplitude variation is below  $\pm 2$  dB. The phase shift can be achieved by a delay line, loaded line, delayed reflection and low-pass/high-pass networks [6]. In our phase shifter design, low-pass networks are used to reduce the chip size and insertion loss and MOSFETs are used for switching between bypass and low-pass networks at Ka-band. A low noise amplifier (LNA) using SiGe HBTs is implemented in front of the phase shifter to compensate for the loss of phase shifter and reduce the system noise figure (NF).

## II. DESIGN

The LNA and phase shifter are designed in the IBM 8HP 0.12  $\mu\text{m}$  SiGe BiCMOS process. The LNA and each bit




Fig. 1. Shielded 50  $\Omega$  microstrip line structure using 7 metal-layer profile of the IBM 8HP process.

of phase shifter are designed with the input and output impedance of 50  $\Omega$  and cascaded together using short 50  $\Omega$  transmission lines. Because only the top two metal layers out of 7 metal layers are not affected by the metal density rules of IBM 8HP process, the transmission line is designed using the three top metal layers and results in a microstrip line with side ground shields (Fig. 1). The side ground shields allow a compact layout with virtually no coupling between nearby inductors or transmission lines. The bottom microstrip ground plane shields the signal line from the lossy silicon substrate. The transmission line of Fig. 1 was measured with TRL calibration and results in a impedance of 48.5  $\Omega$ , a loss of 3.8 dB/cm, and an effective permittivity of 3.9 at 34 GHz.

### A. Low Noise Amplifier

The LNA is designed using SiGe HBT amplifier as shown in Fig. 2. The first stage is an inductively degenerated cascode amplifier. The input impedance is matched with  $L1$  and  $L2$  for a minimum noise figure and maximum power transfer, by sizing the HBT and changing the bias current [7]. The HBT has a emitter size of  $0.12 \times 8 \mu\text{m}^2$




Fig. 2. Schematic of LNA/phase shifter: LNA bias circuitry is not shown.

and is biased at 1.5 mA, resulting in  $f_T$  of 120 GHz.  $L3$  and  $C1$  are for inter-stage matching between the first and second stages. The second stage is also a cascode amplifier with a load resistor,  $R1$  (100  $\Omega$ ), which allows wide band output matching together with  $L4$  and  $C2$ . Output matching of the LNA is important because the phase shifter requires a well matched input impedance for wide band operation. The bias current is 1.5 mA with a supply voltage of 1.8 V for each stage (3 mA total current), resulting in a power consumption of 5.4 mW. The measured LNA gain is 15 dB with a corresponding NF of 4.5 dB at 34 GHz. The measured output 1 dB power compression point (P1dB) is -2 dBm.

### B. Phase Shifter

The 4-bit phase shifter consists of 5 stages of phase shifting elements (Fig. 2). The first two 90° phase shifters are tied together to become the 180° bit, and the 22.5°, 45° and 90° bits are placed in series afterwards. Each bit is designed using a low-pass network which consists of a series inductor ( $Ls1$ ) and two shunt capacitors ( $Cp1$ ,  $Cp2$ ). Low-pass  $\Pi$ -networks are used because they require

a single inductor. Arranging the MOSFET switches as shown in Fig. 2 permits the switching between a phase delay state and a bypass state. When  $T1$  is open and  $T2$  is closed,  $Ls$  and  $Cp$  form a low-pass  $\Pi$ -network. With  $T1$  open and  $T2$  closed,  $Lr$  resonates with the parasitic capacitance of  $T2$ , and  $Ls$  and  $Cp$  have a minimal impact on the insertion phase. The values of  $Ls$ ,  $Lr$  and  $Cp$  are optimized using full electromagnetic simulations for the desired phase shift and take into account the parasitics of  $T1$  and  $T2$ . The 45° phase shifter is designed with two shunt capacitors ( $Cp2$ ) in series due to the minimum available MIM capacitor value. For the 22.5° phase shifter, the parasitic junction capacitances ( $Cjd$ ,  $Cjs$ ) are used as the shunt capacitor of the low-pass network.

A large MOSFET device results in a small series resistance, but the shunt capacitances of source and drain junctions limit the frequency bandwidth. Therefore, the MOSFET sizes are optimized for the lowest loss over the Ka-band range, and  $T1$  and  $T2$  have a width of 23  $\mu\text{m}$  and 34  $\mu\text{m}$ , respectively. Also, the uncertainty of the substrate resistance ( $Rsub$ ) between the source/drain junctions and the RF ground (substrate contacts) is a design issue. The








Fig. 6. Measured gain of 16 different phase states and noise figure of 4 different phase states.

to the probe tips. Fig. 4 presents the measured absolute phase performance of the LNA/phase shifter. The RMS phase error is shown in Fig. 5. The phase error is less than  $7.5^\circ$  at 30–38 GHz which is much less than the 5th significant bit ( $11.25^\circ$ ).

The measured gain of all 16 different phase states and the RMS gain error are shown in Fig. 6 and Fig. 5, respectively. The combined input and output losses for pad transitions, measured to be 0.35–0.45 dB from 28 to 40 GHz, are not taken out of the measurements. The LNA/phase shifter results in  $1 \pm 1.5$  dB of gain at 34 GHz. The noise figure was measured at 4 different phase states ( $0^\circ$ ,  $180^\circ$ ,  $270^\circ$ ,  $337.5^\circ$ ) and results in an average of 5 dB at 34 GHz. The input and output return loss is less than  $-10$  dB over 30–38 GHz and shown in Fig. 7. The simulations agree very well with the measurements and are not included due to space limitations. The P1dB of the LNA/phase shifter is limited by the LNA stage since the measured P1dB of each phase shifter bit is higher than 10 dBm. The measured input P1dB of LNA/phase shifter chip is  $-16$  dBm.

#### IV. CONCLUSION

A Ka-band 4-bit phase shifter with an integrated LNA are presented. The LNA/phase shifter achieves  $1 \pm 1.5$  dB of gain and 5 dB noise figure at 34 GHz. The RMS phase error and gain error are less than  $7.5^\circ$  and 2.4 dB at 30–38 GHz. This results are better in terms of bandwidth, phase accuracy and gain variation than most GaAs phase shifters in the Ka-band frequency range [1]–[5]. The only difference is the silicon chip NF, which as is well known, cannot compete with GaAs or InP devices at 30–40 GHz. Therefore, in systems requiring a NF of 1–2 dB, the silicon chip should be preceded by a III-V LNA. This paper shows, for the first time, that one can build Ka-




Fig. 7. Measured input and output return loss of 16 different phase states.

band T/R modules using silicon RFICs providing accurate phase shifts over a wide-frequency range, and with very low power consumption (5.4 mW).

#### ACKNOWLEDGMENT

The authors thank Alfred Hung and Ed Viveiros at the US Army Research Laboratories for supporting the research under the CTA effort. The authors also thank Michael Chang at The University of Michigan for his assistance.

#### REFERENCES

- [1] D. Teeter, R. Wohler, B. Cole, G. Jackson, E. Tong, P. Saledas, M. Adlerstein, M. Schindler, and S. Shanfield, "Ka-band GaAs HBT PIN diode switches and phase shifters," in *IEEE MTT-S International Microwave Symposium Digest*, San Diego, CA, Jun. 1994, pp. 451–454.
- [2] A. E. Ashtiani, S. Nam, S. Lueyszyn, and I. D. Robertson, "Monolithic Ka-band 180-degree analog phase shifter employing HEMT based varactor diodes," *IEEE Colloquium on Microwave and Millimetre-Wave Oscillators and Mixers*, vol. 48, pp. 7/1–7/6, 1998.
- [3] H. Takasu, F. Sadaki, M. Kawano, and S. Kamihashi, "Ka-band low loss and high power handling GaAs PIN diode MMIC phase shifter for reflect-type phased array systems," in *IEEE MTT-S International Microwave Symposium Digest*, Anaheim, CA, Jun. 1999, pp. 467–470.
- [4] K. Maruhashi, H. Mizutani, and K. Ohata, "Design and performance of a Ka-Band monolithic phase shifter utilizing nonresonant FET switches," *IEEE Transactions on Microwave Theory and Techniques*, vol. 48, pp. 1313–1317, Aug. 2000.
- [5] Y. Zhang, Z. Feng, and Y. Fan, "Ka-band 4-bit phase shifter with low phase deviation," in *Proc. of International Conference on Microwave and Millimeter Wave Technology*, Beijing, China, Aug. 2004, pp. 382–385.
- [6] R. Garver, "Broad-band diode phase shifter," *IEEE Transactions on Microwave Theory and Techniques*, vol. MTT-20, pp. 314–323, May. 1975.
- [7] S. P. Voinigescu, M. C. Maliepaard, J. L. Showell, G. E. Babcock, D. Marchesan, M. Schroter, P. Schvan, and D. L. Harame, "A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design," *IEEE Journal of Solid-State Circuits*, vol. 32, pp. 1430–1439, Sep. 1997.