

Q-4)




Q-5)




Q-6)



Q-7)



Loop gain and phase margin:



Q-8) `




Q-9)



Q-10)



Q-11)



Q-12)



Q-13)



Q-1)



Q-2)



Q-3)





ECE 4220

Project #3

**ECE Dept. Virginia Tech**

**Fall 2012**

Submitted by

Sadia Afroz

Email id:lisa027@vt.edu

Submission date: 12/07/2012