High-Level Synthesis Benchmark Circuits

These circuits are generated from their behavioral/RTL descriptions written in VHDL. High-level synthesis is performed by Design Compiler and Behavioral Compiler from Synopsys Inc. These circuits are modified versions of designs in 1992 and 1995 High-Level Synthesis Workshop Benchmarks, and 1995 High-Level Synthesis Design Repository.